By Topic

16-level Current-Mode Multiple-Valued Dynamic Memory with Increased Noise Margin

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Golnar Khodabndehloo ; Electr. & Comput. Eng. Dept., Univ. of Windsor, Windsor, ON ; Mitra Mirhassani ; Majid Ahmadi

Design and implementation of a novel 16-level multiple-valued memory is proposed. Each memory cell uses equivalent to one binary digit to detect the error due to leakage currents. Moreover, this feature increases the noise margin of the system by a factor of two. The refreshing circuitry is based on a series configuration of A/D and D/A converters for each data line. The error correction and storage scheme is based on a recently developed multiple-valued representation, called Continuous Valued Number System (CVNS). This memory cell can be used in hardware implementation of multiple-valued neural networks based on the CVNS.

Published in:

2009 39th International Symposium on Multiple-Valued Logic

Date of Conference:

21-23 May 2009