By Topic

Heuristic Based throughput Analysis and Optimization of Asynchronous Pipelines

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

We present a heuristic based approach towards analyzing and optimizing the throughput of asynchronous pipelined circuits. Optimization allows specification of the target throughput. A variety of handshaking protocols and implementations are supported through a library approach.Timing arcs specified for library cells serve as a basis for throughput analysis. The algorithms described in the paper are implemented and tested within the Weaver flow for a set of benchmarks synthesized using a simple library implementing PCHB protocol. Feasibility of the approach is demonstrated by the results for over 100 designs.

Published in:

Asynchronous Circuits and Systems, 2009. ASYNC '09. 15th IEEE Symposium on

Date of Conference:

17-20 May 2009