By Topic

An approach to processor logic design using HDL for silicon compilation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Petkovic, Z. ; Sch. of Electr. Eng., Belgrade Univ., Serbia ; Milutinovic, V.

This paper describes one approach to processor design, based on the utilization of HDLs for silicon compilation, in conditions when the transistor count of the target chip is extremely large. The general design methodology is presented in the first part of the paper. Then, the details of a 64-bit superscalar processor design model in ISP' hardware description language are shown. We discuss our experience related to testing at the end

Published in:

Microelectronics, 1995. Proceedings., 1995 20th International Conference on  (Volume:2 )

Date of Conference:

12-14 Sep 1995