By Topic

An Analytical Model for a Class of Processor-Memory Interconnection Networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
R. Conterno ; CSELT¿Centro Studi e Laboratori Telecomunicazioni, 10148 Torino, Italy; Dipartimento di Informatica, Politecnico di Torino, 10125 Torino, Italy. ; R. Melen

The performance of aa delta interconnection network for multiprocessors is evaluated in a circuit switching environment An error is pointed out in previous literature and an exact analytical model is given for regeneration systems, where a connection request is considered lost if not immediately granted. An approximated numerical method is suggested for the correction of the analytical results, which gave outputs in very good agreement with the simulation of real systems where requests are maintained.

Published in:

IEEE Transactions on Computers  (Volume:C-36 ,  Issue: 11 )