By Topic

Fault-Tolerant Computers Using ``Dotted Logic'' Redundancy Techniques

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Freeman, Harvey A. ; Data Communications Systems Group, RCA Corporation, Camden, N. J. ; Metze, G.

A new redundancy technique termed dotted logic is presented. Critical input errors are eliminated by joining together the output of NAND gates and NOR gates. The remaining subcritical errors are corrected by introducing redundant inputs to each logic element. Two different schemes, dotted alternating and dotted identical, are described and compared with existing error-correcting techniques. It is shown that these new methods have several advantages over quadded or triple modular redundancy (TMR) networks. In addition to correcting single faults, dotted schemes are easily extended to cover multiple faults. Methods for initial failure determinations for dotted schemes are proposed. Finally, it is shown that a network consisting of complex function elements can be made more reliable by dotting.

Published in:

Computers, IEEE Transactions on  (Volume:C-21 ,  Issue: 8 )