By Topic

Circuit and technique for characterizing switching delay history effects in silicon-on-insulator logic gates

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Ketchen, M.B. ; IBM Research, Yorktown Heights, New York 10598 ; Bhushan, M. ; Anderson, C.J.

Your organization might have access to this article on the publisher's site. To check, click on this link:http://dx.doi.org/+10.1063/1.1647697 

The delay of a partially depleted silicon-on-insulator complementary metal oxide semiconductor (MOS) logic gate can vary by 10% or more due to history effects. We describe and demonstrate a circuit and measurement technique with which one can measure history effects dominated by either the output rising (pMOS) or output falling (nMOS) characteristics of a multiple-input silicon-on-insulator gate. To precondition the floating-body voltages, any combination of inputs and number of switching events, arbitrarily configured with respect to timing and sequence, may precede an event to be measured. © 2004 American Institute of Physics.

Published in:

Review of Scientific Instruments  (Volume:75 ,  Issue: 3 )