By Topic

As good as gold [circuit design]

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
R. K. Blackett ; Chrysalis Symbolic Design Inc., North Billerica, MA, USA

Simulation is a natural outgrowth of the hardware breadboard that preceded engineering workstations and commercial design automation tools. For the breadboard, simulation substitutes software: a netlist or a model in a hardware description language (HDL) represents the design, then the simulator automatically applies stimuli to the model's inputs and captures the response of the model's outputs. Using such a system, designers show that a design meets functional requirements by trying many different operational scenarios. However, as designs grow larger, the time required to simulate each function grows exponentially. The paper discusses the use of formal verification approaches for logic design

Published in:

IEEE Spectrum  (Volume:33 ,  Issue: 6 )