By Topic

Multiprocessor system with parallel and pipelined architecture for a STEM quadrant detector

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Epstein, Avi ; European Molecular Biology Laboratory, Physical Instrumentation, Meyerhofstr. 1, Postfach 102209, D‐6900 Heidelberg 1, Federal Republic of Germany

Your organization might have access to this article on the publisher's site. To check, click on this link: 

An integer processing unit board has been developed. The unit was designed to allow implementation of parallel and pipelined multiprocessor systems. This unit is the basic building block for a fast pipeline and parallel processing system needed to compute images from data produced by a 128‐channel silicon detector array in a scanning transmission electron microscope. Systems consisting of 4, 6, and 16 such integer processing units were considered, and the performances of these configurations were evaluated.

Published in:

Review of Scientific Instruments  (Volume:59 ,  Issue: 11 )