Skip to Main Content
Your organization might have access to this article on the publisher's site. To check, click on this link:http://dx.doi.org/+10.1063/1.1139923
An integer processing unit board has been developed. The unit was designed to allow implementation of parallel and pipelined multiprocessor systems. This unit is the basic building block for a fast pipeline and parallel processing system needed to compute images from data produced by a 128‐channel silicon detector array in a scanning transmission electron microscope. Systems consisting of 4, 6, and 16 such integer processing units were considered, and the performances of these configurations were evaluated.