By Topic

An SoC combining a 132dB QVGA pixel array and a 32b DSP/MCU processor for vision applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)

Key elements for machine vision are the intra-scene dynamic range of the optical front-end, and a data representation that is as independent as possible from the illumination level. Furthermore, combining an optical front-end and a processor on the same chip enables a single-chip vision system to perform image acquisition, analysis and decision-making. This paper presents a system-on-chip which combines a front-end pixel with a time-domain logarithmic encoding and a variable reference voltage, a 32b processor, a graphical processing unit, 128 KB or SRAM, and several communication interfaces.It offers a 132dB intra-scene dynamic range encoded logarithmically with 149 steps per decade while achieving an FPN of 0.51 LSB. Logarithmic encoding is exploited on-chip to efficiently compute the image contrast by simple subtractions between neighbouring pixels.

Published in:

Solid-State Circuits Conference - Digest of Technical Papers, 2009. ISSCC 2009. IEEE International

Date of Conference:

8-12 Feb. 2009