By Topic

Impact of buried capping layer on electrical stability of advanced interconnects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Yiang, K.Y. ; Silicon Nano Device Laboratory, Department of Electrical and Computer Engineering, National University of Singapore, Singapore 117576 ; Yoo, W.J. ; Krishnamoorthy, Ahila

Your organization might have access to this article on the publisher's site. To check, click on this link: 

Electrical leakage and breakdown of low-dielectric constant (low-k) dielectrics are increasingly becoming major reliability issues as inter-metal spacings in interconnects scale towards the 0.1 μm technology node. In Cu damascene structures, these issues are greatly alleviated by the retention of a thin layer of hardmask, which is also known as buried capping layer (BCL), after chemical-mechanical polishing. It is found that a BCL of 100 Å thickness in Cu/SiOC interdigitated comb structures effectively reduces the leakage current by one order of magnitude and improves breakdown strength by a factor of 1.5–2. In addition, the BCL is able to prevent the formation of process-induced traps in the low-k dielectric. These findings can have important and positive reliability considerations for Cu/low-k integration schemes.

Published in:

Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures  (Volume:23 ,  Issue: 4 )