Close category search window
 

Fabrication and characterization of a planarized vertical-cavity surface-emitting laser by using the silicon oxide

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Tsai, Chia-Lung ; Department of Electrical Engineering, National Tsing-Hua University, Hsinchu 300, Taiwan, Republic of China ; Lee, Feng-Ming ; Chih-Wei Hu ; Meng-Chyi Wu
more authors

Your organization might have access to this article on the publisher's site. To check, click on this link:http://dx.doi.org/+10.1116/1.1935532 

In this article, an alternative method is presented to fabricate a planar-type oxide-confined 850-nm vertical-cavity surface-emitting laser (VCSEL). The threshold voltage, threshold current, light output power, external differential quantum efficiency, emission spectrum, and dynamic response of VCSELs planarized with a silicon oxide (SiOx) have been evaluated. These devices exhibit excellent static characteristics, including a threshold voltage (Vth) of 2.05 V corresponding to a threshold current of 0.88 mA, a minimum threshold current of 0.7 mA near 60 °C, a maximum output power of 4.28 mW at 11 mA, a maximum external differential quantum efficiency ex) of 43% just above threshold, and an operation temperature beyond 130 °C. In addition, the transverse modes of the device initially are low-order, while high-order modes appear at elevated current levels. The fundamental transverse mode at the longest wavelength increases with injected current with a redshift of 0.49 nm/mA due to the Joule effect. Since the thermal resistance of the VCSEL with a SiOx buried layer is less than that of device without it, the VCSEL with the buried layer displays less redshift and better performance. Finally, the VCSEL with a SiOx buried layer shows a clear eye-opening feature as operating at 2.488 Gb- - it/s with a bias current of 2 mA. Further increasing the current level, the device can work at the maximum bit rate of 8 Gbit/s and a bias current of 3.7 mA.

Published in:
Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures  (Volume:23 ,  Issue: 4 )

Date of Publication: Jul 2005

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.