Close category search window
 

Tapered sidewall dry etching process for GaN and its applications in device fabrication

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Choi, H.W. ; Institute of Photonics, University of Strathclyde, Wolfson Centre, 106 Rottenrow, Glasgow G4 0NW, United Kingdom ; Jeon, C.W. ; Dawson, M.D.

Your organization might have access to this article on the publisher's site. To check, click on this link:http://dx.doi.org/+10.1116/1.1839914 

A method of etching which allows the direct interconnection of multiple GaN-based devices is introduced. The mesa structures of devices are etched using an isotropic recipe which produces tapered sidewalls. The degree of inclination can be readily controlled through various etching parameters, which include the inductively coupled plasma power, plate power, and pressure, thus modifying the vertical and lateral etch components. This approach has been successfully adopted in the fabrication of interconnected and matrix-addressable microlight-emitting diodes, and offers superior optical and electrical performance and a high degree of uniformity compared to similar devices fabricated using conventional processes.

Published in:
Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures  (Volume:23 ,  Issue: 1 )

Date of Publication: Jan 2005

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.