By Topic

Trench formation and filling technique for dielectric isolation of plasma display panel driver integrated circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Kim, Sang-Gi ; Micro-Electronics Technology Laboratory, ETRI, Yusong P.O. Box 106, Taejon 305-600, Korea ; Kim, Jongdae ; Koo, Jin Gun ; Nam, Kee Soo
more authors

Your organization might have access to this article on the publisher's site. To check, click on this link: 

Trench etching and filling technique for the isolation between the control (low voltage) and the power (high voltage) region in power integrated circuits was investigated. This technique consists of a deep trench formation (8.0 μm) with positive etching using 45% He–O2 of the HBr and SiF4 chemistries followed by filling and global planarization with the chemical mechanical polishing technique. The novel trench etching technique provides better surface quality of 3.1 Å roughness measured with atomic force microscopy. The filling and global planarization results in lower leakage current less than 1 nA at the supplying voltage of 400 V. © 2000 American Vacuum Society.

Published in:

Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures  (Volume:18 ,  Issue: 5 )