By Topic

VHDL-A: a future standard for analog and mixed digital-analog description and simulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
A. Vachoux ; Integrated Syst. Centre, Swiss Federal Inst. of Technol., Lausanne, Switzerland

VHDL is an IEEE standard language for the description and the simulation of digital circuits and systems. It is now experiencing a wider application domain as it may also be used for synthesis, formal verification and testing. Another natural evolution of VHDL is the capability to handle analog circuits and systems as well, and, as a direct consequence, mixed digital-analog circuits and systems. This paper describes the main aspects of such an evolution, called VHDL-A. It is a superset of VHDL under development within the IEEE. More generally, VHDL-A is intended to become a standard for the description and the simulation of continuous-time systems, which also include nonelectrical systems such as mechanical or thermal systems, and control systems

Published in:

Industrial Electronics, 1995. ISIE '95., Proceedings of the IEEE International Symposium on  (Volume:1 )

Date of Conference:

10-14 Jul1995