Cart (Loading....) | Create Account
Close category search window

Low power CMOS digital circuit design methodologies with reduced voltage swing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Cheung, T.S. ; Dept. of Electron. Eng., Tokyo Univ., Japan ; Asada, K. ; Yip, K.L. ; Wong, H.
more authors

In this paper, two techniques on low power circuit design, namely, clock separated logic and sub-Vdd voltage-swing interfacing, are introduced. In the former method, reduced voltage-swing at internal nodes is used to achieve relatively low power dissipation as compared to circuits with full voltage-swing. In the latter method, pass-transistor logic with suppressed internal voltage-swing is used to reduce power dissipation in the pass-transistor chain. Basic techniques on design of these circuits are investigated and analyzed

Published in:

Microelectronics and VLSI, 1995. TENCON '95., IEEE Region 10 International Conference on

Date of Conference:

6-10 Nov 1995

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.