By Topic

Pass-transistor logic and its sub-Vdd voltage-swing behaviours in low-voltage circuit design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Cheung, T.S. ; Dept. of Electron. Eng., Tokyo Univ., Japan ; Wong, H. ; Cheng, Y.C.

Internal signal propagation with voltage swing less than the supply voltage have been proposed through various architecture or structures. Reduced supply voltage in digital and analog circuits is considered to be one of the best methods for achieving real low power dissipation circuits. In this paper, pass-transistor logic with suppressed internal voltage-swing is investigated and analyzed. A proposal on a reduced swing 14-bit parity generator and carry generation blocks of a parallel full adder are also given. In addition, optimization on propagation delay can be achieved by proper tapering of the dimension of the transistors

Published in:

Microelectronics and VLSI, 1995. TENCON '95., IEEE Region 10 International Conference on

Date of Conference:

6-10 Nov 1995