By Topic

Logic design for low-power CMOS circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
C. Piguet ; Centre Suisse d'Electronique et de Microtechnique SA, Neuchatel, Switzerland

This paper presents the design of low-voltage and low-power CMOS circuits. It is based on a branch-based logic style that provides many benefits. Branch-based logic is presented and compared to other logic styles. Race-free flip-flops as well as complex gate decomposition are introduced and discussed from the low-voltage/low-power point of view. The advantages of branch modelization compared to cell modelization are presented. Logic parallelization used for some basic cell and logic modules such as shift registers is presented

Published in:

Microelectronics and VLSI, 1995. TENCON '95., IEEE Region 10 International Conference on

Date of Conference:

6-10 Nov 1995