By Topic

High-performance microprocessor packaging in the year 2000: technical and economic barriers and alternatives

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
B. Siu ; Assembly Technol. Dev., Intel Corp., Chandler, AZ, USA

By the year 2000, computers capable of >1000 MIPs and operating at >500 MHz are on the horizon. As the microprocessor becomes more powerful, major technical and economic challenges in packaging technologies are evident. In this paper, we trace the emergence of the microprocessor by examining the technical and economical drivers. It is seen that specialized material processes and designs are required to package a high-performance microprocessor. Low-cost materials with low dielectric constant and high electrical and thermal conductivity metallization are required to meet these objectives. As microprocessor architectures migrate towards closely-coupled CPU/cache requiring more than one VLSI, the multichip module is emerging/re-emerging as a requirement

Published in:

Microelectronics and VLSI, 1995. TENCON '95., IEEE Region 10 International Conference on

Date of Conference:

6-10 Nov 1995