By Topic

VSPTIDR: A Novel Code for Test Compression of SoC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Xiaole Cui ; Shenzhen Grad. Sch., Key Lab. of Integrated Microsyst., Peking Univ., Shenzhen ; Liang Yin ; Jinxi Hong ; Renfu Zuo
more authors

The bandwidth between automatic test equipment (ATE) and circuit under test is a bottleneck in the integrated circuit (IC) test. To reduce IC test time and cost, a novel variable shifting prefix-tail ID reverse (VSPTIDR) code for test stimulus data compression is designed in this paper. The coding rules and decoder are presented in detail. While the probability of Os in the test set is greater than 0.92, better compression ratio that acquire by VSPTIDR code contrasting with FDR code can be proved by theoretical analysis and experiments. And the on-chip area overhead of VSPTIDR decoder is about 15.75% less than FDR decoder.

Published in:

2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis

Date of Conference:

28-29 April 2009