By Topic

A Mixed-Signal BIST Scheme for ADCs in SoC and its FPGA Implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Chao Yuan ; Dept. of designing, Beijing Microelectron. Technol. Inst., Beijing ; Yuanfu Zhao ; Jun Du ; Fang Bao

A novel Mixed-Signal BIST scheme that is capable of calculating dynamic and static parameters of ADCs is proposed. By elaborately integrating test capability of both dynamic and static test uniformly in one BIST circuit, as well as reusing and organizing the elemental operative units and memories for analog stimulus generation and response analysis, hardware overhead is restricted to the minimum with very little impact on test quality. The proposed scheme is implemented and verified in FPGA thereby validates the viability and flexibility of the design.

Published in:

Testing and Diagnosis, 2009. ICTD 2009. IEEE Circuits and Systems International Conference on

Date of Conference:

28-29 April 2009