By Topic

Ground noise minimization in integrated circuit packages through pin assignment optimization

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Williamson, J.M. ; Bell-Northern Res., Ottawa, Ont., Canada ; Nakhla, M.S. ; Qi-Jun Zhang ; van der Puije, P.D.

Due to suboptimal assignment of pins to grounds and signals, the ground noise problem in integrated circuit (ICs) packages either persists or compromises the design by forcing too many pins to be wasted carrying ground reference. This paper proposes a new CAD technique for optimizing pin assignment in IC packages to minimize ground noise using simulated annealing. Optimization techniques are used in which the objective function is the ground noise as determined by simulation of the IC package leadframe. However, modeling and simulation methods currently employed are prohibitively expensive in terms of CPU time. For this reason, two circuit models of the leadframe are developed and used concurrently: one to provide accuracy and the other to ensure fast execution. Using simulated annealing with a ground noise cost function has provided an observed 26-fold reduction in ground noise in a 208-pin IC quad flat pack (QFP) from a poor initial configuration. In addition, the same process was able to produce a 2.2-fold improvement when an intelligent initial pin assignment was used. Furthermore, these results came at a CPU cost of about 1200 s each on a SUN SPARC10 workstation

Published in:

Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on  (Volume:19 ,  Issue: 2 )