By Topic

Towards a formal model of hardware synthesized from Verilog

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
M. Arnold ; Wyoming Univ., Laramie, WY, USA ; A. Wallace ; J. Cupal ; J. Cowles
more authors

Formal verification offers a way to prevent costly design errors that are impractical to detect with simulation alone. Successful formal verification of hardware requires using automated theorem provers. Optimal synthesis requires providing high level (behavioral) Verilog to commercial synthesis tools, such as PLDesigner and Synopsys. The paper presents a novel approach, known as the volley technique, that allows a design to be coded in an analogous way both in Verilog HDL and in the LISP like syntax of the Boyer Moore theorem (R.S. Boyer and J.S. Moore, 1988). To illustrate the technique, a simple machine that computes Fibbonaci numbers is designed in Verilog and fabricated as an AMD MACH 210 CPLD

Published in:

Verilog HDL Conference, 1996. Proceedings., 1996 IEEE International

Date of Conference:

26-28 Feb 1996