Cart (Loading....) | Create Account
Close category search window

High tolerance to gate misalignment in graded channel double gate SOI n-MOSFETs: Small signal parameter analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Sharma, R.K. ; Dept. of Electron. Sci., Univ. of Delhi South Campus, New Delhi ; Gupta, M. ; Gupta, R.S.

Small signal parameter analysis for UD DG FD SOI n-MOSFET has been performed using ATLAS 3-D device simulator. It is found from the analysis that gate misalignment causes degradation in ac characteristics i.e. capacitance and cut-off frequency of the device. Using graded channel architecture i.e. high-low doping profile reduces/eliminate the effect of gate misalignment and thus improves the device performance.

Published in:

Microwave Conference, 2008. APMC 2008. Asia-Pacific

Date of Conference:

16-20 Dec. 2008

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.