By Topic

24-GHz 0.18-µm CMOS four-stage transmission line-based amplifier with high gain-area efficiency

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

The CCS TL, is applied to the design of the multi-stage TL-based amplifier for the improvement on the gain-area efficiency. The design of a four-stage CS amplifier, which includes the circuit design and layout implementations, is reported in details. The presented design is fabricated by using the standard 0.18-mum CMOS technology. The on-chip measured results shows the gain and noise figure are exceeding 15 dB and smaller than 8 dB from 22 GHz to 26 GHz. The four-stage amplifier consumes a quiescent current of 21 mA with a supply voltage of 1.8 V. The input P1dB_IN and IIP3 are -15.6 dBm and -9.6 dBm at 23.85 GHz, respectively. Based on the measured results, the statistic results show that the improvement on gain-area efficiency of the prototype based on the proposed methodology can be observed.

Published in:

Microwave Conference, 2008. APMC 2008. Asia-Pacific

Date of Conference:

16-20 Dec. 2008