Skip to Main Content
Systolic array is a hardware implementation of fast speed signal and data process using parallel pipeline method. The first systolic implement of QRD-RLS algorithm presented by Gentleman and Kung in 1981, is only suitable to solve the linear problem. In this paper, we will present how to use modified systolic array based QRD-RLS algorithm to identify the model parameters of the memory polynomial nonlinear model for a wideband RF power amplifier.
Microwave Conference, 2008. APMC 2008. Asia-Pacific
Date of Conference: 16-20 Dec. 2008