By Topic

Resistance Estimation for Lateral Power Arrays Through Accurate Netlist Generation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Syamantak Das ; Sch. of Inf. Technol., Indian Inst. of Technol., Kharagpur ; Shamik Sural ; Amit Patra

Estimation of resistance of power devices has become critical for improving the efficiency of on-chip power-management circuits. In this paper, we present an efficient technique for estimation of resistance of a large lateral power-array layout along with parasitics. We extract a resistive network for metalizations utilizing the finite-element method. The method primarily benefits in terms of computational speed from reuse methodology facilitated by repetitive structure of the metal interconnect layers. Device channels are modeled by linear resistances as the power MOS operates mostly in the linear region. Since we avoid use of heuristic-based lumped models or extrapolation techniques for resistance modeling, a good level of accuracy is achieved.

Published in:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  (Volume:28 ,  Issue: 6 )