Skip to Main Content
We present a frequency locked loop with a novel frequency detector scheme that can be used in a phase locked loop for aided acquisition and reduces the locking time without increasing the loop bandwidth. This FLL scheme utilizes a novel frequency detector and negative-impedance converter acting as a current conveyor without using an op-amp. The clock is generated by a simple three stage ring voltage-controlled oscillator (VCO) and a reference clock is sensed by two frequency detectors and converted to currents that are proportional to the frequency. These two currents adjust the supply voltage of the VCO. It shows a good tuning linearity over the range of 200 MHz – 600 MHz with a maximum power consumption of 1.72mW at 1GHz in TSMC 0.18 μm standard CMOS Technology. The settling time of the FLL is 105 ns. The FLL can be used to develop multi-standard frequency synthesizers for cognitive radio applications.
Note: PDF Not Yet Available In IEEE Xplore. The document that should appear here is not currently available. IEEE Xplore is working to obtain a replacement PDF. That PDF will be posted as soon as it is available. We regret any inconvenience in the meantime.