By Topic

Reliability analysis method for low-k interconnect dielectrics breakdown in integrated circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Haase, Gaddi S. ; Texas Instruments, Silicon Technology Development (SITD), 13570 N. Central Expressway, Dallas, Texas 75243 ; Ogawa, E.T. ; McPherson, J.W.

Your organization might have access to this article on the publisher's site. To check, click on this link:http://dx.doi.org/+10.1063/1.1999028 

The shrinking line-to-line spacing in interconnect systems for advanced integrated circuit technology and the use of lower dielectric constant materials create the need for tools to evaluate the interconnect dielectric reliability. A multi-temperature, dual-ramp-rate voltage-ramp-to-breakdown methodology is presented and used here to extract important dielectric-breakdown parameters accurately for minimum-spaced metal lines. It is demonstrated that correction for the true minimum line-to-line spacing distributions become critically important and that the minimum spacing can be extracted electrically and compares favorably to electron microscopy cross sections. The spacing-corrected breakdown field distributions, at various temperatures, for the organosilicate material tested, indicated a very low apparent zero-field activation energy (0.14±0.02 eV) and an apparent field-acceleration parameter γ=4.1±0.3 cm/MV that has little or no temperature dependence. Constant-voltage time-dependent-dielectric-breakdown measurements were found to agree well with these observations.

Published in:

Journal of Applied Physics  (Volume:98 ,  Issue: 3 )