By Topic

Mixed level test generation for synchronous sequential circuits using the FOGBUSTER algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Glaser, U. ; German Nat. Res. Center for Comput. Sci., St. Augustin, Germany ; Vierhaus, H.T.

Automatic test pattern generation (ATPG) yielding high fault coverage for CMOS circuits has received a wide attention in industry and academia for a long time. Mixed level test pattern generation offers advantages, since test generation from gate-level netlists has shortcomings regarding fault coverage in complex CMOS gates. A switch-level approach relying on the transistor structure only is too slow and impractical for larger circuits. The first part of this paper describes ATPG with a mixed switch-level and gate-level approach. It combines acceptable performance for large networks with a high fault coverage as well as for nontrivial transistor networks. Patterns generated this way are inherently capable to detect stuck-open faults and transition faults as well as various other fault models on different abstraction levels. In combination with local overcurrent detectors, also stuck-on- and local bridging-faults can be identified. To increase the efficiency of mixed level test generation, a reconvergency analysis is performed and constraints are stored. The second part of this paper deals with mixed level test generation for synchronous sequential circuits. The FOGBUSTER (FOrward propaGation Backward jUstification Sequential Test genERation) algorithm is described and experimental results for the ISCAS '89 benchmark circuits are shown. FOGBUSTER makes use of a forward propagation technique which we show to be more efficient in general than the technique used in BACK

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:15 ,  Issue: 4 )