By Topic

Voltage-limitation-free analytical single-electron transistor model incorporating the effects of spin-degenerate discrete energy states

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Pruvost, B. ; Quantum Nanoelectronics Research Center, Tokyo Institute of Technology, 2-12-1 O-okayama, Meguro-ku, Tokyo 152-8552, Japan ; Mizuta, H. ; Oda, S.

Your organization might have access to this article on the publisher's site. To check, click on this link: 

A physically based analytical single-electron transistor (SET) model is proposed. This model virtually shows no voltage limitation in the scope of the orthodox theory, which makes it particularly suitable for hybrid simulation where the SET is biased by a current source. The model is verified against Monte Carlo simulation with excellent agreement and compared to existing models. It is found that our model is valid and accurate whatever the drain voltage and faster than reported models on the whole. A way to integrate into the model the effects of spin-degenerate quantum energy level discreteness, in the case of a silicon-based SET, is also introduced and observed quantum mechanical effects, such as negative differential conductance, are discussed.

Published in:

Journal of Applied Physics  (Volume:103 ,  Issue: 5 )