Cart (Loading....) | Create Account
Close category search window
 

Continuous current and surface potential models for undoped and lightly doped double-gate metal-oxide-semiconductor field-effect transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Abd Elhamid, Hamdy ; Electrical and Computer Engineering Department (CRL 226), McMaster University, Hamilton, Ontario L8S 4K1, Canada ; Deen, M.J.

Your organization might have access to this article on the publisher's site. To check, click on this link:http://dx.doi.org/+10.1063/1.2937177 

We have introduced a continuous, explicit, surface potential model for symmetric undoped and lightly doped double gate metal-oxide-semiconductor field-effect transistor devices. The surface potential model considered both hole and electron quasi-Fermi potential effects. An explicit current model has been introduced in terms of both source and drain charge densities at which hole and electron quasi-Fermi level or IMREFs are defined. The introduced models are directly related to the device biasing and device structure without the need for fitting parameters. Both of the surface potential and current models are continuous from below to above threshold and from linear to saturation of operation regimes. Good agreement has been obtained when our analytical models are compared to numerical results. The effects of hole IMREF on the small-signal (or ac) parameters are also reported. We predicted that the presence of holes has raised the saturation voltage. Also, we have observed from the gate capacitance curve that the hole IMREF should be taken into our account for low frequency applications.

Published in:

Journal of Applied Physics  (Volume:103 ,  Issue: 11 )

Date of Publication:

Jun 2008

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.