By Topic

The Implementation of a New All-Digital Phase-Locked Loop on an FPGA and Its Testing in a Complete Wireless Transceiver Architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Munir Ahmad Tarar ; Dept. of Electr. & Comput. Eng., Univ. of Alberta, Edmonton, AB ; Ji Sun ; Adam Sampson ; Ryan Wilcox
more authors

In this paper a novel user-friendly implementation of an all-digital phase-locked loop (ADPLL) is presented.Its novelty lies in the fact that the very basic functions of the ADPLL are kept in the top module Verilog file.Against the normal design practice, all of the main math functions were implemented using the sub-modules placed outside but called from within the top module.This way ADPLL can be easily implemented in a low-cost FPGA. Further, the implementation details of an ADPLL, which are not reported previously in a singles hot, are described altogether for the first time. The reconfigurable ADPLL is then implemented in a transceiver architecture and tested with real signals received wirelessly. The recovered IQ constellation EVM of 9.0336% was obtained, which is quite practical.This proves the feasibility of the ADPLL not only in simulations but in a real communication system. The ADPLL designed this way can be used in any communication system, although preferably for high data rate transceiver applications.

Published in:

Communication Networks and Services Research Conference, 2009. CNSR '09. Seventh Annual

Date of Conference:

11-13 May 2009