By Topic

A Dynamic Decoder for First-Order \Sigma \Delta Modulators Dedicated to Lab-on-Chip Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Miled, M.A. ; Dept. of Electr. Eng., Ecole Polytech. de Montreal, Montreal, QC, Canada ; Sawan, M. ; Ghafar-Zadeh, E.

In this paper, we present a new decoder architecture for first-order sigma-delta analog-to-digital converters. This architecture is based on a dynamic decoding algorithm which is proposed to optimize the number of iterations required to decode sequences generated by the modulator, regardless of the conventional decoder. Optimization is achieved by an iterative algorithm that reduces the number of iterations using previously decoded values. The simulation results show a four-fold improvement over conventional decoding approaches and a gain of 1.69 dB for an 80-bit sequence and 4.01 dB for an 8-bit sequence regarding the decoding cycles. The proposed technique is implemented and tested on an field-programmable gate-array (FPGA) platform.

Published in:

Signal Processing, IEEE Transactions on  (Volume:57 ,  Issue: 10 )