By Topic

Reducing reconfiguration times of FPGA-based systems using Multi-Level Reconfiguration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Amaral, A.M. ; Grad. Program in Electr. Eng., Pontifical Catholic Univ. of Minas Gerais, Belo Horizonte ; Martins, C.A.P.S. ; Kastensmidt, F.L.G.

Current run-time reconfigurable systems present high reconfiguration times. This is a high overhead which deeply reduce these systems' performance, and it is critical when the application has tight performance requirements. Multi-level reconfiguration (MLR) model is a good strategy to reduce the size of configuration bitstreams, reducing reconfiguration times. In this paper, a two-level reconfigurable architecture was used to quantitatively analyze these benefits of MLR. This was performed with an image operator architecture, which allows reconfiguration in two architectural levels. The results showed high reductions of reconfiguration overhead compared to current reconfiguration models and to execution times.

Published in:

Programmable Logic, 2009. SPL. 5th Southern Conference on

Date of Conference:

1-3 April 2009