By Topic

Developing the AMD-K5 architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Christie, D. ; Adv. Micro Devices Inc., Austin, TX, USA

AMD engineers developed the K5 microarchitecture for AMD's first home grown x86-compatible microprocessor. We designed it to not only compete with Intel Pentium-class processors but, more importantly, to establish a baseline microarchitecture and implementation for ongoing development of a family of leading-edge x86-compatible microprocessors. The resulting AMD5K86 products can decode and issue up to four x86 instructions per cycle, with full out-of-order dependency-driven execution that takes place speculatively beyond unresolved branches. As a first-time, independent x86 implementation, the K5 microprocessor presented many unique challenges and constraints to its designers

Published in:

Micro, IEEE  (Volume:16 ,  Issue: 2 )