Cart (Loading....) | Create Account
Close category search window
 

A Manufacturing Cost Model for 3-D Monolithic Memory Integrated Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Walker, A.J. ; Schiltron Corp., Mountain View, CA

Imminent lateral scaling issues with NAND Flash are forcing manufacturers to consider 3-D process integration to keep single chip memory capacities rising while keeping costs down. In this way, several layers of memory cells are stacked on top of a silicon substrate using a single series of process steps with no material bonding used. This paper presents a general and practical cost model showing the advantages of 3-D process integration together with the main parameters determining the total cost. This model suggests that a mini revolution will soon be upon us consisting of multiprogrammable stacked nonvolatile memory cells in a monolithic chip.

Published in:

Semiconductor Manufacturing, IEEE Transactions on  (Volume:22 ,  Issue: 2 )

Date of Publication:

May 2009

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.