By Topic

Unique method to electrically characterize a single stacking fault in silicon-on-insulator metal–oxide–semiconductor field-effect transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yang, J. ; School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana 47907 ; Neudeck, G.W. ; Denton, J.P.

Your organization might have access to this article on the publisher's site. To check, click on this link: 

A unique and simple method is demonstrated for characterizing the electrical behavior of a single stacking fault in thin-film fully depleted silicon-on-insulator (SOI) metal–oxide–semiconductor field-effect transistors (MOSFETs). SOI islands were created using selective epitaxial growth/epitaxial lateral overgrowth technology. P-channel MOSFETs, with the presence of a single stacking fault entirely in the channel region, were measured. The influence of a single stacking fault on device current–voltage characteristics was determined and compared to that of nearby identical devices without stacking faults. It was found that the threshold voltage increased and saturation current decreased, but had low subthreshold leakages. P-channel MOSFETs, with a single stacking fault crossing the gate and penetrating into the source and drain, had high subthreshold leakage currents. © 2000 American Institute of Physics.

Published in:

Applied Physics Letters  (Volume:77 ,  Issue: 24 )