Close category search window
 

Demonstration of III–V semiconductor-based nonvolatile memory devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Pan, Zhongwei ; Department of Electrical Engineering of the City College and Graduate Center of the City University of New York, New York, New York 10031 ; Shum, Kai

Your organization might have access to this article on the publisher's site. To check, click on this link:http://dx.doi.org/+10.1063/1.125802 

Using the concept for nonvolatile memories recently proposed by K. Shum, J. Q. Zhou, W. Zhang, L. F. Zeng, and M. C. Tamargo [Appl. Phys. Lett. 71, 2487 (1997)], a promising nonvolatile memory device has been designed and demonstrated using a III–V semiconductor quantum structure. Preliminary data on the device’s stability and reliability reveals that further improvements are possible on the cycling endurance and retention time. © 2000 American Institute of Physics.

Published in:
Applied Physics Letters  (Volume:76 ,  Issue: 4 )

Date of Publication: Jan 2000

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.