By Topic

Silicon single electron memory cell

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Stone, N.J. ; Microelectronics Research Centre, Cavendish Laboratory, Cambridge University, Cambridge CB3 0HE, United Kingdom ; Ahmed, H.

Your organization might have access to this article on the publisher's site. To check, click on this link:http://dx.doi.org/+10.1063/1.122401 

A compact single-electron memory cell has been fabricated in silicon using a process that is compatible with complementary metal–oxide–semiconductor circuit fabrication. The device is based on the Coulomb blockade effect observed in highly doped silicon nanowires. The circuit shows clear memory operation with a ≫100 mV gap between “0” and “1” levels when tested at a temperature of 4.2 K. The response of the circuit to write and erase pulse sequences is also presented. © 1998 American Institute of Physics.

Published in:

Applied Physics Letters  (Volume:73 ,  Issue: 15 )