By Topic

Leakage current models of thin film silicon-on-insulator devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Shin, Hank ; Semiconductor Products Sector, Motorola, Mesa, Arizona 85202 ; Hong, Stella ; Wetteroth, T. ; Wilson, Syd R.
more authors

Your organization might have access to this article on the publisher's site. To check, click on this link: 

Thin film silicon-on-insulator (SOI) devices have an advantage of excellent isolation due to the buried oxide layer leading to reduced capacitance coupling and no latchup in complementary metal-oxide-silicon circuits compared with bulk silicon devices. Reduced junction area should lead to lower leakage for a given device. However, because of the buried oxide, stress is built up in the Si island during isolation processes, especially near the island edges, inducing new kinds of leakage currents, which are not observed in bulk silicon devices. This letter proposes five leakage current models of the partially depleted SOI devices, identifies their origins, and suggests methods to prevent each type. © 1998 American Institute of Physics.

Published in:

Applied Physics Letters  (Volume:72 ,  Issue: 10 )