By Topic

Challenges in low-power microprocessor design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
S. Rajgopal ; Intel Corp., Santa Clara, CA, USA

This paper addresses the challenge of controlling power dissipation in the microprocessor domain. System level power management architectures have helped control chip-set and peripheral power substantially. But the consequence is that the CPUs are now the power limiters, especially in the mobile domain. This paper addresses two challenges in power reduction of high-performance CPUs. First we indicate areas of maximum impact in power efficient design strategies for high-performance microprocessors. Then we address the issue of power benchmarking in the context of system design and power reduction

Published in:

VLSI Design, 1996. Proceedings., Ninth International Conference on

Date of Conference:

3-6 Jan 1996