By Topic

A high-speed 32-bit parallel correlator for spread spectrum communication

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
S. Kulkarni ; Dept. of Electr. Eng. & Comput. Sci., Michigan Univ., Ann Arbor, MI, USA ; F. Mazumder ; G. I. Haddad

This paper describes a high speed 32-bit pipelined digital parallel correlator implemented in a Lattice field programmable gate array (FPGA). The parallel correlator is of use in CDMA and spread spectrum transceivers for the continuous calculation of correlation between an incoming data stream with a PN sequence. The maximum frequency of operation of the FPGA based correlator is 87 MHz providing a throughput of one 32-bit correlation every 11.5 ns resulting in considerable improvement over commercially available correlators in terms of speed as well as number of bits. The high speed of operation of the correlator coupled with its ability to handle up to 32 chips per data bit alleviates the problem of low information bit rates due to signal encoding in spread spectrum communication systems. A CMOS integrated circuit implementation of the parallel correlator is presented

Published in:

VLSI Design, 1996. Proceedings., Ninth International Conference on

Date of Conference:

3-6 Jan 1996