By Topic

Designing systems on silicon: a digital spread spectrum pager

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Samel, S. ; IMEC, Leuven, Belgium ; Gyselinckx, B. ; Bolsens, I. ; De Man, H.

Mobile personal communications applications require high speed, light weight, low power and customisability. They also exhibit architectural heterogeneity of sub-systems. This paper describes a design methodology for such applications which spans the whole design process; from specification, through simulation to synthesis. The objectives of this methodology are to bridge the gap between system designer and the ASIC implementator, to support HW/SW co-design and allow reuse of complex silicon blocks. This methodology has been successfully applied in the design of a satellite pager. The resulting chip required an effort of one person-year and comprises 340,000 transistors in 47 mm2 using a 0.6 μ technology

Published in:

VLSI Design, 1996. Proceedings., Ninth International Conference on

Date of Conference:

3-6 Jan 1996