By Topic

Retiming with logic duplication transformation: theory and an application to partial scan

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Balakrishnan, A. ; RUTCOR, Rutgers Univ., Piscataway, NJ, USA ; Chakradhar, S.T.

Retiming when performed in conjunction with logic duplication results in many different circuit configurations that are not obtainable by retiming alone. These circuit configurations (we call RLD configurations) have significantly different area, performance and testability characteristics. We develop a formal framework that allows consideration of all configurations that can be designed using the RLD transformation. The RLD configurations are represented as a feasible solution set of an integer linear program (ILP). The objective function of the ILP can be used to explore the trade off between different design and testability metrics. We Identify an approach to solve several useful special cases of the ILP in polynomial time. As far as we know, our framework is the first to treat RLD transformations in a formal way. To demonstrate the effectiveness of our framework, we consider the application of RLD transformation to partial scan. A recent technique determines the desired positions for scan flip-flops and then employs an RLD transformation to achieve this repositioning. No attempt is made to reduce the area overhead due to logic duplication. Using our RLD framework, we develop an efficient polynomial time algorithm to compute the desired RLD configuration for which the number of logic nodes duplicated is also minimized. Experimental results on large ISCAS 89 benchmark circuits are included to show that our algorithm is indeed very efficient

Published in:

VLSI Design, 1996. Proceedings., Ninth International Conference on

Date of Conference:

3-6 Jan 1996