By Topic

Bias stress in organic thin-film transistors and logic gates

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Zilker, S.J. ; Philips Research Laboratories, Professor Holstlaan 4, NL-5656 AA Eindhoven, The Netherlands ; Detcheverry, C. ; Cantatore, E. ; de Leeuw, D.M.

Your organization might have access to this article on the publisher's site. To check, click on this link: 

Threshold voltage instabilities of all-organic thin-film transistors are investigated as a function of stress time and stress bias. The dominant effect is a positive threshold shift for negative gate bias stress which is explained by mobile ions drifting in the insulator when a gate field is applied. Trapping of charge carriers at the semiconductor–insulator interface plays only a minor role. Furthermore, we investigate the stress behavior of a basic logic element, an inverter. In comparison to a single transistor, we observe improved stability which arises from partial compensation of the parametric shifts during operation. © 2001 American Institute of Physics.

Published in:

Applied Physics Letters  (Volume:79 ,  Issue: 8 )