By Topic

Safely Stimulating the Clock Synchronization Algorithm in Time-Triggered Systems–A Combined Formal and Experimental Approach

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Matthias Fugger ; Embedded Comput. Syst. Group, Vienna Univ. of Technol. Vienna, Vienna, Austria ; Eric Armengaud ; Andreas Steininger

Deterministic replay is used during testing to reproduce a scenario and drive the system under test to a given state. In this work, we replay an a priori defined bus traffic to influence the clock synchronization mechanism. Beyond testing this distributed mechanism itself, our aim is to draw conclusions on the nodes' bus receiver operation. Since these replay activities are part of a transparent online test procedure, it is important to ensure that they do not represent a threat for proper system operation. We show this for TTP/C by means of a generic formal proof, while for the case of FlexRay we formally prove that the system precision can be bounded according to the replay operation applied. Experimental results confirm and illustrate our approach.

Published in:

IEEE Transactions on Industrial Informatics  (Volume:5 ,  Issue: 2 )