By Topic

A method of randomizing a part of an FPGA configuration bitstream

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Nakanishi, M. ; Grad. Sch. of Inf. Sci., Nara Inst. of Sci. & Technol., Ikoma ; Murakami, Y.

FPGAs are widely used recently, and security on configuration bitstreams is of concern to both users and suppliers of configuration bitstreams (e.g., intellectual property vendors). In order to protect configuration bitstreams against the threats such as FPGA viruses, piracy and reverse engineering, configuration bitstreams need to be encrypted and authenticated before loaded into FPGAs. We previously proposed a configuration scheme that protects configuration bitstreams, which uses a part of a target circuit (i.e., a part of a configuration bitstream of a target circuit) as a secret key. Our proposed scheme has an advantage of using public-key cryptography, while other known methods can use only symmetric-key cryptography. However, ideally, the secret key should not be a part of a configuration bitstream but a random bit string. In this paper, we propose a method that randomizes a part of a configuration bitstream, so that it can be used as a one-time pad for our configuration scheme.

Published in:

Information Theory and Its Applications, 2008. ISITA 2008. International Symposium on

Date of Conference:

7-10 Dec. 2008