By Topic

VaWiRAM: a variable width random access memory module

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
John, L.K. ; Dept. of Comput. Sci. & Eng., Univ. of South Florida, Tampa, FL, USA

Presents the design of a variable width RAM (VaWiRAM) which will be extremely useful in building flexible memory systems. Principles of reconfigurability of programmable logic and programmable interconnect is incorporated into random access memories to achieve this flexibility. The chip can be reconfigured by setting a few configuration pins on the memory chip. A VaWiRAM reconfigurable between widths 1 and Wmax can be constructed with the extra cost of Wmax-1 pass gates, W max/2- to -1 multiplexers, and [log2[log2(k)+1]] mode pins. The paper discusses the architecture of the proposed VaWiRAMs, and analyzes the trade-offs in their design

Published in:

VLSI Design, 1996. Proceedings., Ninth International Conference on

Date of Conference:

3-6 Jan 1996