By Topic

Hardness assurance and testing techniques for high resolution (12 to 16-bit) analog-to-digital converters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Lee, C.I. ; Jet Propulsion Lab., California Inst. of Technol., Pasadena, CA, USA ; Rax, B.G. ; Johnston, A.H.

This paper discusses hardness assurance and testing techniques to test and evaluate total dose radiation degradation of high resolution A/D converters. A 16-bit converter with internal calibration is compared with older designs (12-/14-bit) that use more conventional architectures. The results show that measurements of dc parameters and static linearity at major code transitions should be adequate for hardness assurance testing with considerable cost savings compared to full dynamic or all-codes testing. The failure level of CMOS and BiCMOS converters depends on dose rate in a complicated way that is not adequately addressed by high-temperature annealing. Tests at low dose rates - below 0.01 rad(Si)/s - are recommended for space applications of these technologies

Published in:

Nuclear Science, IEEE Transactions on  (Volume:42 ,  Issue: 6 )