By Topic

A 98 mm/sup 2/ 3.3 V 64 Mb flash memory with FN-NOR type 4-level cell

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
Ohkawa, M. ; NEC Corp., Sagamihara, Japan ; Sugawara, H. ; Sudo, N. ; Tsukiji, M.
more authors

A 64 Mb flash memory has a multi-level cell and 64-memory-cell parallel programming. 98 mm/sup 2/ die uses 0.4 /spl mu/m CMOS and 4-levels (2b) per cell. 3.3 V operation and 6.3 /spl mu/s/B programming are achieved by using a Fowler-Nordheim (FN) NOR memory cell. Drain-voltage controlled multilevel programming (DCMP) is the key technology for simultaneous multi-level programming in the chip. To implement DCMP, a parallel multi-level verify (PMV) circuit and the compact multi-level sense amplifier (CMS), which enable a 64-memory-cells parallel programming operation (program/program verify), are used.

Published in:

Solid-State Circuits Conference, 1996. Digest of Technical Papers. 42nd ISSCC., 1996 IEEE International

Date of Conference:

10-10 Feb. 1996